Seria ELECTRONICĂ și TELECOMUNICAȚII TRANSACTIONS on ELECTRONICS and COMMUNICATIONS

Tom 51(65), Fascicola 1, 2006

## Log-Domain multipliers for VLSI architectures

Lelia Feștilă<sup>1</sup>, Robert Groza<sup>1</sup>, Lorand Szolga<sup>1</sup>, Sorin Hintea<sup>1</sup>

Abstract – We propose new modular configurations for one-, two-, and four quadrant multipliers in order to be used in large dimension circuits, like analog support vector machines or neural networks. Some investigations on these structures are made taking into account the real configurations and parameters of transistors in BiCMOS technology. We also underline the advantage of using such modular structures for high frequency large dimension circuits.

Keywords: Log-Domain, analog multiplier, VLSI architecture

### I. INTRODUCTION

In analog computation and signal processing there are many cellular architectures that have to perform weighted sums with controllable or adaptive weights or sums of products of signals. Such examples are artificial neural networks, cellular nonlinear networks or support vector machines whose decision function is based on vector products. All of these circuits have to perform a large amount of calculations, therefore demands in area, power and high frequency operations usually appear.

As example for a SVM classifier [6] a test vector

$$\mathbf{x} = \left[x_{1}, \dots, x_{N}\right]^{T} \tag{1}$$

and M support vectors

$$\mathbf{x}_{i} = [x_{i1}, \dots, x_{iN}]^{T}, i = 1 \dots M$$
(2)

are given. Using kernels based on vector products a decision function has to be determined:

$$y = \operatorname{sgn}\left(\sum_{i}^{M} a_{i} y_{i}\left(\sum_{i}^{N} \mathbf{x}_{ij} \mathbf{x}_{j}\right) + b\right)$$
(3)

Coefficients  $a_i$  and the bias term b are known from the learning process and  $y_i$  are the positive or negative labels of SV's i. Resulted label y corresponds to the test vector of features, which is positive classified if  $y \ge 0$ . A possible structure of such a classifier is given in Fig. 1 [1].



Fig. 1 Block diagram of a cellular SVM  
classifier with multiplying law: 
$$(x_k x_{kj})$$
  
 $k = 1,...,N; j = 1,...,M;$   
N – vector length M – SV number

The main cell in this schematic type is the multiplier. For summation we preferred to use current mode circuits and in the following we consider currents at input and output of multiplying cells.

Because the implementation of SVM classifiers needs high power, high speed, high densities, we thought to extend log-domain design [4] in this area because it is very appropriate for such requirements.

The very simple structure and the possibility of controlling their parameters are also very attractive for using this design.

Until now the log-domain was used for linear circuits [2] [3] [4] [5]. We have realized a modular nonlinear cell library for such tasks [4]. The principial architectures proposed in this paper for one-, two- and four quadrant multipliers were proved by simulations taking into account bipolar and BiCMOS technology. In this paper BiCMOS schematics are considered because they give the best results.

<sup>&</sup>lt;sup>1</sup> Facultatea de Electronică, Telecomunicații și Tehnologia Informației, Catedra Bazele Electronicii Str. Barițiu Nr. 26, 400027 Cluj-Napoca

### II. ONE QUADRANT MULTIPLIER/DIVIDER

The function

$$i_{out} = \frac{i_x i_y}{i_{REF}}$$
(4)

can be simply obtained with a log-domain amplifier if the two signals are one-directional [4].



Fig. 2 a) and b) show such structures.





# Fig. 2 One quadrant log-domain amplifiers: a), b) schematics

Modules **In** in Fig. 2 accept a positive input  $I_X$  and a reference current  $I_{REF}$ . The inputs in the **e** cells can be either positive  $I_Y$  (Fig. 2, a) or negative (- $I_Y$ ) (Fig. 2, b). We took as reference the positive input and output directions as the arrow show in Fig. 2, a) and b). Multipliers operate in one quadrant. For Fig. 2, a) as an example we can write:

$$v^{+} = V_{A} \ln \frac{I_{X}}{I_{REF}}; I_{out} = I_{Y} e^{\frac{v^{+}}{V_{A}}}; V_{A} = 2V_{T}$$
 (5)

$$\Rightarrow I_{out} = \frac{I_{\chi}}{I_{REF}} I_{\chi} \tag{6}$$

For Fig. 2 a) the simulated dc transfer characteristics and the time diagrams are shown in Fig. 3.



Fig. 3 a) DC transfer characteristic of one quadrant multiplier; b) time diagram for  $I_{REF}=10\mu A$ ,  $I_X=(10+10sin2\pi100kt)\mu A$ ,  $I_Y=(5+5sin2\pi5kt)\mu A$ 

For Fig. 3 a), current  $I_X$  is positive [0,10uA], current  $I_Y$  is also positive and takes the values 11uA, 15uA, 20uA,  $I_{REF}$  is equal to 10uA.

Fig. 4 a) and b) show the symbols of each module **In** and **e** respectively.



Fig. 4 One quadrant modular log-domain multiplier symbols: a) Ix>0, Iy>0; b) Ix>0, Iy<0

It is worth to put relation (6) in the form I

 $I_{out} = I_x \frac{I_y}{I_{REF}} = A(I_y)I_x$  so it can be seen why this

circuit can also be considered as a current controlled current amplifier (Fig. 3, a).

### III. TWO QUADRANT MULTIPLIERS

Fig. 5 shows the proposed two-quadrant multiplier. The input  $I_X$  is one-directional, the input  $i_y$  is bidirectional.



Fig. 5 Two quadrant multiplier

$$|i_{y}| < I_{REF}; I_{REF} > 0; A(i_{y}) = \frac{(I_{REF} + i_{y})}{I_{REF}}$$
 (7)

$$I_{out} = A(i_{y})I_{x} - I_{x} = \frac{I_{x}i_{y}}{I_{REF}}$$
(8)

We simulated the circuit. The dc transfer characteristics of this multiplier is shown in Fig. 6 a) and a time diagram in Fig. 6 b):





For this type of multiplying cell we proposed the circuit given in Fig. 7.



Fig. 7 Four-quadrant multiplier

The input signal  $i_1$  is applied in opposite direction over a biasing current I at the input of two current amplifying paths, having the gains  $(i_2+I)/I$  and  $(-i_2+I)/I$  respectively. Current  $i_2$  is the second bidirectional signal.

These currents,  $i_1+I$  and  $-i_1+I$   $(i_2+I, -i_2+I)$  were obtained by the circuit from Fig. 8:



Fig. 8 Circuit for sum and difference

The input and output signals are presented in Fig. 9:



Fig. 9 Input and output signals from Fig. 8

The constant component of the sum of the output currents is cancelled by a current sink also realized with an **e** cell.

For proving the validity of the circuit some time diagrams resulted in simulations are given in Fig. 10. The simulated circuit is given in Fig. 15. Each input signal is a sinusoidal one,  $i_1=(5\sin 2\pi 5*10^3 t)\mu A$  and  $i_2=(5\sin 2\pi 100t)\mu A$ ,  $I_{REF}=10\mu A$ .



In Fig. 11 the magnitude spectrum of the output current signal for the proposed four-quadrant multiplier shown in Fig. 7 is presented.



Fig. 11 Magnitude spectrum of the output current for the four-quadrant multiplier

The output current is of the form:

$$i_{out} = \frac{2i_x i_y}{I} \tag{9}$$

Fig. 12 gives the dc transfer characteristic for:  $i_x \in (-9\mu A, 9\mu A), I_{REF} = 10\mu A,$ 



Fig. 12 DC transfer characteristics for the fourquadrant multiplier

We made also some THD computing and the results are shown in Fig. 13,a,b,c for different bias currents:  $1\mu A$  (Fig. 13, a),  $10\mu A$  (Fig. 13, b) and  $100\mu A$  (Fig. 13, c). We compared the results with the THD results obtained for a classical Gillbert cell (Fig. 14, a). For the log-domain multiplier cell we consider three bias current values because for log-domain circuits the bias current is used for changing the cut-off frequency of the circuit. For higher bias current we have higher cut-off frequencies of the multiplier.





Fig. 13 THD characteristics for different bias currents: a)  $I_{REF}=1\mu A$ , b)  $I_{REF}=10\mu A$ , c)  $I_{REF}=100\mu A$ 

The diagrams show that for a THD  $\leq 5\%$  we can increase the input current to about 30% I<sub>REF</sub> if I<sub>REF</sub>=1µA, 80% I<sub>REF</sub> for I<sub>REF</sub>=10µA and 60% I<sub>REF</sub> for I<sub>REF</sub>=100µA. In the case of Gillbert cell as Fig. 14, b shows the input voltage can reach only about 50% V<sub>T</sub> in order to have a THD  $\leq 5\%$ .





Fig. 14 Gillbert cell: a) Schematics b) THD characteristics

In Fig. 15 we have the simulated circuit in SPICE. All circuits were simulated in SPICE using BiCMOS transistor models from National Instruments.

### V. REMARKS

The proposed multiplying cells open new directions of applications of log-domain design. We proposed this modular structure in order to be used in analog SVM classifiers and also in neural networks. This analog cells offer simplicity, low area, low voltage and high frequency and can be a good alternatives in VLSI analog modular design.

#### REFERENCES

[1] Mihaela Cîrlugea, Lelia Feştilă, Fazakas Albert: Considerations About Hardware Architectures of SVM Classifiers, Inter-Ing 2005, Targu Mures, Romania, 2005, pp.691-696

[2] Mahattanakul, Ch. Toumazou – Modular Log-Domain Filters based upon Linear Gm-C Filter Synthesis, IEEE Trans. On CS I, No. 12. 1999, pp. 1421-1430

[3]L. Feştilă, R. Groza, A. Fazakas, M. Cîrlugea, S. Hintea – A Log-Domain Circuit Design Method Based on  $F^{-1}NF$  Models, Buletinul Şiințific al Universității "Politehnica" Timişoara, Tom 49(63), Fasc.1 2004, pp.136-141

[4] Lelia Feştilă, Robert Groza, Mihaela Cîrlugea, Fazakas Albert: A Systematic Design of Log-Domain Filters, Acta Tehnica Napocensis, vol. 46, nr. 2, 2005, Cluj-Napoca, Romania, pp.49-56

[5] G.W. Roberts, V. W. Leung – Design and Analysis of Integratorbased Log-domain Filter Circuits, Kluwer Academic Publishers, Boston, 2000

[6] R. Genov, S. Chakrabartty, and G. Cauwenberghs, "Silicon support vector machine with on-line learning," *Int. J. Pattern Recognition Artificial Intell.*, vol. 17(3), pp. 385–404, 2003.