# Binary to Triple Base Number Conversion System- An Efficient Techniques to Convert Binary Number to Triple Base Number. 

Amitabha Sinha ${ }^{1}$, Subhashis Maitra ${ }^{2}$, Pavel Sinha ${ }^{3}$, Ken Newton ${ }^{4}$ and Kishanu Mukherjee ${ }^{5}$


#### Abstract

High computational complexity is an important drawback of different signal processing algorithms and face many challenges in real-time applications .To enhance the speed of different arithmetic units in general and multiplications and additions in particular are therefore the most important issues in the current research areas . Double based number systems (DBNS)[1][11] gains its popularity for their capabilities of handling arithmetic operations efficiently. Even though DBNS schemes exhibit reasonably good performance for 8 bit multiplication, they are not efficient for higher bits that is they are not efficient to cover a large range of numbers .Here we introduce a new concept "Triple based Number Systems (TBNS)[2][3][4][5][[2][15] for performance enhancement of the multiplier of the digital signal Processors. The principle of conversion of binary number to TBNS has been dealt here clearly. This number system has been dealt efficiently with in details and a comparison between TBNS and Double Base Number Systems (DBNS) clearly indicate the advantages of the former in terms of speed, hardware complexity and power dissipation. Different architectural models have been proposed.


Index terms: DSP , TBNS, DBNS , LUT.

## I. INTRODUCTION

Digital signal processing require very high speed processing on signal data in real-time with a high degree of accuracy and flexibility and low power consumption.

[^0]The signal processing algorithms face many challenges in real-time applications because of their high computational complexity. Since most of the DSP algorithms are based on multiplication and additions (some of them dealt with addition efficiently and some other dealt with multiplication), the enhancement of speed of the arithmetic units are the most important issues in the design of the architecture of current signal processor units. To improve the performance of adders and subtractors, a number of well known schemes have been proposed[7][8][9]10][13][14]. How binary number can be converted into TBNS form have been dealt here in an efficient way. After converting a given binary number to TBNS, addition \& multiplication need to be performed since these two basic operations are primarily required for most of the signal processing applications. The indices ( $[\mathrm{i}, \mathrm{j}, \mathrm{k}]$ ) extracted at the time of conversion are used for addition and multiplication in TBNS. Performance of the ALU has been enhanced greatly by introducing an efficient multiplication scheme " TBNS " which is an augmentation of the concept " double based Number Systems".

## II. TBNS THEORY

The Triple Base Number System (TBNS) is a special way of representing integers as a sum of mixed powers of two(2), three(3) and five(5) which is known as three integers. In TBNS, we represent integers in the form as shown in equation-1.

$$
\begin{align*}
& \mathrm{x}=\underset{\mathrm{i}, \mathrm{j}, \mathrm{k}}{ } \mathrm{~d}_{\mathrm{i}, \mathrm{j}, \mathrm{k}} 2^{\mathrm{i}} 3^{\mathrm{j}} 5^{\mathrm{k}}  \tag{1}\\
& \text { where } \mathrm{d}_{\mathrm{i}, \mathrm{j}, \mathrm{k}}=\{0,1\}
\end{align*}
$$

Figure- 1 depicts a TBNS table where $\mathrm{i}, \mathrm{j}$ and k range from 0 to 2 . From the expression it is clear that a given binary number when converted into TBNS system can be represented as a number of ( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ ) pairs.

These are also referred to as TBNS indices. Greedy algorithm[2] is an iterative approach for computing these indices.

## III. CONVERSION USING BOTH BST AND RANGE TABLE SEARCH (HYBRID APPROACH)

The range Table for an 8 bit binary number is shown in Table 1.From this table we see that the co-ordinates in TBNS table depends upon the position of 1's in binary data. From Table 1, we see that when $\mathrm{D}_{7}$, the number must be greater than or equal to 128 .

This implies that, the number must be larger than 100 but may or may not be larger than 150,160 and 225 . Hence the first (i,j,k) pair or the coordinate in the TBNS table will be $(2,0,2)$ or $(1,1,2)$ or $(2,2,1)$ or $(0,2,2)$. Then the number whose coordinate is evaluated is subtracted from the input binary number and the result is again computed with help of range table. This is Greedy Algorithm.

Let us take the example of 215. Its binary representation is 11010111 . As $\mathrm{D} 7=1$, it is compared with $(100,150,180,225,300)$. The first coordinate in terms of $[\mathrm{i}, \mathrm{j}, \mathrm{k}]$ becomes $(2,2,1)$ (coordinate 180) in the TBNS table. Then (10110100) is subtracted and the result becomes 00100011 (35). Since D7 = 0, D6 $=0$, D5 $=1$, the no. is compared with 30 or 36 or 45 . The co-ordinate in second iteration becomes $(1,1,1)$ (co-ordinate of 30 ). $30(00011110)$ is subtracted and the result is 00000101 (5). Hence D7 $=0$, D6=0, D5=0, D4=0, $\mathrm{D} 3=0, \mathrm{D} 2=1$, the no. is compared to 4 or 5 or 6 . The coordinate in the 3 rd iteration becomes $(0,0,1)$ (Coordinate of 5 ). Finally 5 is subtracted and the result be 00000000 thereby ending the conversion process.

## IV. ARCHITECTURE OF BINARY TO TBNS CONVERTER

It is clear from the analysis of $3 * 3 * 3$ TBNS table that maximum of three $3(\mathrm{i}, \mathrm{j}, \mathrm{k})$ pairs are needed to represent an 8 bit binary number. For signal processing applications since the sampled data will arrive at regular interval, pipelined architecture will be the best suitable to exploit the parallelism features. So, a maximum of three(3) Conversion Processing Element (CPE) are employed which are connected in cascade. The block diagram of such a configuration is shown in Figure-2.
Suppose, the time to extract one ( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ ) pair is T. So, the first binary data will take 3 T to represent a TBNS based no. When the partial conversion data for the first input data enters into second stage, the second input binary data enters into the second stage, the second input binary data enters into the first stage of the pipeline and so on. So, after 3 T , each binary data will effectively take T to represent the corresponding TBNS base number.


Fig. 1.TBNS table for ( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ ) ranging from 0 to 2.

Table 1. Range for 8-BIT Number.

| Sr. <br> No. | 8-bit Data |  |  |  |  |  |  |  | Number(N) |  | (i,j,k) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ${ }_{5} \mathrm{D}_{5}$ |  |  |  | $\mathrm{D}_{1}$ | D |  |  |  |
| 1 | 1 | X | X | X | X | X | X | X |  | $128 \leq \mathrm{N}$ | $\begin{aligned} & 100 \text { or } 150 \text { or } \\ & 180 \text { or } 225 \text { or } \\ & 300 \end{aligned}$ |
| 2 | 0 |  | X | X | X | X | X | X |  | $64 \leq \mathrm{N}<128$ | $\begin{array}{\|l\|} \hline 50 \text { or } 60 \text { or } 75 \\ \text { or } 90 \text { or } 100 \end{array}$ |
| 3 | 0 | 0 | 1 | X | X | X | X | X |  | $32 \leq \mathrm{N}<64$ | $\begin{aligned} & 25 \text { or } 30 \text { or } 36 \\ & \text { or } 45 \text { or } 50 \end{aligned}$ |
| 4 | 0 | 0 | 0 | 1 | X | X | X | X |  | $16 \leq N<32$ | $\begin{aligned} & 15 \text { or } 18 \text { or } 20 \\ & \text { or } 25 \text { or } 30 \\ & \hline \end{aligned}$ |
| 5 | 0 | 0 | 0 | 0 | 1 | X | X | X |  | $8 \leq \mathrm{N}<16$ | $\begin{aligned} & 6 \text { or } 9 \text { or } 10 \text { or } \\ & 12 \text { or } 15 \end{aligned}$ |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 | X | X |  | $4 \leq N<8$ | 4 or 5 or 6 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X |  | $2 \leq \mathrm{N}<4$ | 2 or 3 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | $\mathrm{N}=1$ | 1 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $\mathrm{N}=0$ |  |

A micro programmed Control unit associated with each CPE to reduce both the hardware and time complexity. The control unit plays a big role in the Binary to TBNS conversion operation. It stores the TBNS based numbers of the $3 * 3 * 3$ TBNS table in the binary format in the control memory and uses them when signalled by the PE. It is to be noted that the
(i,j,k) pair of a number is stored either in a LUT or in the control memory.


Fig.2. Binary to DBNS Converter.

## V. ARCHITECTURE OF CONVERSION PROCESSING ELEMENT (CPE) USING HYBRID APPROACH.

First the data is passed through an 8:3 priority encoder, whose inputs are $\mathrm{D}_{7}-\mathrm{D}_{0}$ an outputs are $\mathrm{Y}_{2}, \mathrm{Y}_{1}, \mathrm{Y}_{0}$ and V (Valid bit). The output is shown in Table-II.
Now the three bit output is sent to Control Unit. It checks the conditions and sends the number to compare with incoming data. Here the Control Unit applies the BST algorithm.
Suppose a binary input ( X ) is encountered by the PE for which $D_{7}=0$ and $D_{6}=1$, so the number is between 63 and 128. So the output of the encoder is 001 and $\mathrm{V}=1$. The control unit checks the encoder output and sends 90 to the input of $1^{\text {st }}$ comparator for $1^{\text {st }}$ comparison and 75 and 100 to the input of the output multiplexer. If $X>90$ then lower input of the output multiplexer is enabled and X is compared to 100 . If $\mathrm{X}>100$ then the coordinate of 100 is the $1^{\text {st }}$ pair of ( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ ) of X . If $\mathrm{X}<90$ in the 1 st comparison, then upper input of the output multiplexer is enabled and X is compared to 75 . If $\mathrm{X}>75$ then 75 is the $1^{\text {st }}$ pair of (i,j,k) . If $\mathrm{X}<75$, Control Unit will send 60 to the input of the $2^{\text {nd }}$ comparator for 1 st comparison and 50 and 75 to the input of the output multiplexer. Then same method for comparator 1 is repeated. So here at least 2 and at most 4 comparisons are required to extract a pair of ( $\mathrm{i}, \mathrm{j}, \mathrm{k}$ ) . Then the subtraction is done and the result is sent to the next PE. If zero is encountered, it
is easily checked by the valid bit of the priority encoder.

## VI. Time Complexity Analysis

To analyse the Time Complexity using the hybrid approach, the following parameters are defined.
Let us assume that,
Memory access time ( time to send data from CU to PE included) $=t_{a}$
Comparison time $=t_{c}$

Delay of the priority encoder $\quad=t_{e}$
Delay of multiplexer $\quad=\mathrm{t}_{\mathrm{m}}$
Subtraction time $=\mathrm{t}_{\mathrm{s}}$
So the total time to compute (i,j,k) pairs $=\mathrm{t}_{\mathrm{H}}=\mathrm{t}_{\mathrm{e}}+$ $2\left(\mathrm{t}_{\mathrm{a}}+\left(\mathrm{t}_{\mathrm{c}}+\mathrm{t}_{\mathrm{m}}+\mathrm{t}_{\mathrm{c}}\right)\right)+\mathrm{t}_{\mathrm{s}}=\mathrm{t}_{\mathrm{e}}+2 \mathrm{t}_{\mathrm{a}}+2 \mathrm{t}_{\mathrm{m}}+4 \mathrm{t}_{\mathrm{c}}+\mathrm{t}_{\mathrm{s}}$

Figure-3 depicts the architecture of the conversion processing element to convert binary number to TBNS.


Fig..3. Conversion Processing Element (CPE)

Table 2. Input and Output of the Priority Encoder.

| Sr. No. | 8-bit Data |  |  |  |  |  |  |  | Output of the Priority Encoder |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | $\mathrm{Y}_{2}$ | $\mathrm{Y}_{1}$ | $\mathrm{Y}_{0}$ | V |
| 1 | 1 | X | X | X | X | X | X | X | 0 | 0 | 0 | 1 |
| 2 | 0 | 1 | X | X | X | X | X | X | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | X | X | X | X | X | 0 | 1 | 0 | 1 |
| 4 | 0 | 0 | 0 | 1 | X | X | X | X | 0 | 1 | 1 | 1 |
| 5 | 0 | 0 | 0 | 0 | 1 | X | X | X | 1 | 0 | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | 1 | 0 | 1 | 1 |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | 1 | 1 | 0 | 1 |
| 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 9 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | X | X | 0 |

## VII. COMPARISON OF THE PROPOSED ARCHITECTURE WITH THE CONVENTIONAL MULTIPLIER.

Figure 4 and 5 show the architecture of a conventional and TBNS multiplier units respectively.
Let us consider fig.4. , where it is assumed that two 8bit data are to be multiplied.
Let, Propagation delay in the register $=t_{p}$,
Delay in the and gate array $=\mathrm{t}_{\text {and }}$,
Delay in the adder $=\mathrm{t}_{\text {add }}$
So total time required to perform the multiplication
$=\left(\mathrm{t}_{\mathrm{p}}+\mathrm{t}_{\text {and }}+\mathrm{t}_{\text {add }}\right) \times 8$, since 8 -pulses are required to shift the data in the shift register.
Now considering fig.5., the total time required to perform the multiplication
$=\mathrm{T}_{\text {CPE }}+\mathrm{T}_{\text {EXADD }}+\mathrm{T}_{\text {RCPE }}$, where $\mathrm{T}_{\text {CPE }}, \mathrm{T}_{\text {EXADD }}$ and $\mathrm{T}_{\text {RCPE }}$ are the delay in the CPE, exponent addition and the reverse CPE units respectively.
So it is clear that the time required for two bit multiplication using the proposed architecture is very much less than that required using the conventional one. Though the hardware required for the proposed architecture is more but the same unit can be used both for addition and multiplication.


Fig.4. n-bit multiplier.


Fig.5. 8-bit TBNS multiplier .

## VIII. CONCLUSSION

The aim of this project was to study the suitability of TBNS for implementing a class of signal processing algorithms and to present a number of architecture using spatial and temporal parallelism. A new concept "Triple based Number Systems (TBNS) have been introduced here and a detailed analysis regarding the efficiency of this number system was given. A details analysis on time-complexity of TBNS shows the advantages of TBNS. From the architecture it is clear that TBNS shows its popularity in terms of speed, hardware complexity and power dissipation. Different architectural models have been proposed and a design methodology with small design steps has been used successfully. In telecommunication, Digital signal processing and image processing area 16,32 or 64 -bit data is very natural. For these data, time complexity will be increased due to greater number of comparisons and memory accesses. To keep the time complexity in reasonable limit, hardware complexity should be increased. However, for higher number of data bits, there will be no major change in the architecture of a PE. The priority encoder will be $\mathrm{a} \mathrm{m}: \log 2 \mathrm{~m}$ priority encoder. But if the same range of DBNS Table ( $\mathrm{i}=0-3 \& \mathrm{j}=0-3$ ) is used, a large number of PEs will be required. So, to limit the number of PE, the range of DBNS table must be increased. But to keep the number of PE less, the number of locations in the control memory has to be increased. For 64-bit data the total number of locations for all the PEs will be infinite. So, there is a limit to the number of input data bits in case of DBNS system. There must be a trade-off in between the number of input data bits and number of memory locations required. The TBNS concept can be used for computing the following Digital Signal Processing functions Efficiently.

1) Fast Fourier Transform (FFT)
2) Discrete Cosine transform (DCT)
3) Wave Let Transform
4) To reduce the complexity involved in CDMA Systems, such as Viterbi Decoder \& Reed-Solomon Encoder.

[^1][6] Jean-Claude Bajard, Laurent-Stephane Didier and P.Kornerup, Modular Multiplication and Base Extensions in Residue Number System, IEEE Symposium on Computer Arithmatic(2001) , 11-13, June, 2001 Page(s):59-65.
[7] A.P.Shenoy and R.Kumaresa, Fast Base Extension using a redundant modulus in RNS , IEEE Trans. On Computers, 38(1989),pp-292-297.
Mary Jane Irwin ,"CSE 575, Computer Arithmetic", Spring 2003.
9] V. Paliouras, T. Stouraitis , "Low-power properties of the logarithmic number system", Proceedings of 15th IEEE Symposium on Computer Arithmetic, 2001. 1113 June 2001, Page(s):229-236.
[10] J. Eskritt, R. Muscedere, G.A. Jullien, V.S. Dimitrov and W.C. Miller, "A 2-Digit DBNS Filter Architecture", Proceedings SiPS Workshop (Lafayette, LA), October 2000.
[11] V. Dimitrov, Saeid Sadeghi-Emamchaie, G.A. Jullien and W.C. Miller, "A Near Canonic Double-Based

Number System (DBNS) with Applications in Digital Signal Processing", Proceedings SPIE Conference on Advanced Signal Processing, August 1996.
G. A. Jullien, V. S. Dimitrov, B. Li, W. C. Miller, A. Lee, and M. Ahmadi, "A Hybrid DBNS Processor for DSP Computation", Proceedings International Symposium on Circuits and Systems, 1999.
[13] R. Muscedere, V.S. Dimitrov, G.A. Jullien, W.C. Miller and M. Ahmadi, "On Efficient Techniques for Difficult Operations in One and Two-digit DBNS Index Calculus", Proceedings 34th Asilomar Conference on Signals, Systems and Computers, November 2000.
R. Tessier and W. Burleson, "Reconfigurable computing
for digital signal processing: A survey", Journal of VLSI Signal Processing, Vol28, no.7-27, pp 7-27, 2001.
A. Sinha, et al., "Re-configurable Parallel Architecture for Signal/Image Processing Applications", Proc. Embedded Systems Conference, Stuttgart, Germany, October $9^{\text {th }}-11^{\text {th }}, 2001$.


[^0]:    ${ }^{1,5}$ West Bengal University of Technology, Salt Lake,Calcutta-700064, India, e-mail: amitabha.sinha@wbut.ac.in
    ${ }^{2}$ Kalyani Government Engineering College , Kalyani , Nadia, West Bengal, India, e-mail: subhashis07@yahoo.co.in
    ${ }^{3}$ Concordia University, Montreal, Canada ,e-mail: pavel_sinha@yahoo.com
    ${ }^{4}$ ESP microDesign , Kutztown, Pennsylvania, U.S.A. , e-mail:knewton@fast.net

[^1]:    [1] Vassil S Dimitrov, Graham A. Jullien and William C. Miller, Theory and Application of the Double Base Number System, IEEE Transaction on Computers, Vol 48, No.10,Oct. 1999.
    [2] A.Avizienis, "Signed-digit Number Representation for Fast Parallel Arithmetic", IRE Trans. Electronic Computer, pp-389-400, September, 1961.
    [3] F.J.Taylor,R.Gill,J.Joseph and J.Radke, A 20-bit Logarithmic Number System Processor, IEEE Trans. Computers,vol-37,pp-190-200,1988.
    [4] D.K.Banerji , J.A. Brzozowski, "Sign Detection in Residue Number Systems", IEEE Transaction, issue:4, C-18, pp-313-320, April,1969.
    [5] Jean-Claude Bajard, Laurent-Stephane Didier and P.Kornerup, An RNS Montogomery modular multiplication algorithm, IEEE Trans. On Computers, vol.-47, pp-766-76,July 1998.

