Please use this identifier to cite or link to this item:
https://dspace.upt.ro/xmlui/handle/123456789/1015
Title: | Negative impedance converter circuits for integrated clock transmission lines loss compensation [articol] |
Authors: | Paşca, Andrei |
Subjects: | Negative impedance converter NIC Transmission lines loss compensation |
Issue Date: | 2009 |
Publisher: | Timişoara: Editura Politehnica |
Citation: | Paşca, Andrei. Negative impedance converter circuits for integrated clock transmission lines loss compensation. Timişoara: Editura Politehnica, 2009 |
Series/Report no.: | Seria electronică şi telecomunicaţii, Tom 54(68), fasc. 1 (2009); |
Abstract: | The present article presents a Negative Impedance Converter (NIC) circuit that can be used for loss compensation of lossy transmission lines integrated with standard deep submicron CMOS processes. The use of standard CMOS processes places several constraints on the required performances of the NIC circuit such as the use of low supply voltages coupled with high signal swings (which limits the number of stacked transistors in circuit branches) or the appreciable working frequency (from about 1GHz to several GHz for clock signals in modern standard CMOS technologies) |
URI: | http://primo.upt.ro:1701/primo-explore/search?query=any,contains,Negative%20impedance%20converter%20circuits%20for%20integrated%20clock%20transmission%20lines%20loss%20compensation&tab=default_tab&search_scope=40TUT&vid=40TUT_V1&lang=ro_RO&offset=0 Link Primo |
Appears in Collections: | Articole științifice/Scientific articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
BUPT_ART_Paşca_f.pdf | 386.91 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.