Please use this identifier to cite or link to this item:
https://dspace.upt.ro/xmlui/handle/123456789/3996
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Zoican, Sorin | - |
dc.date.accessioned | 2021-11-25T09:58:08Z | - |
dc.date.available | 2021-11-25T09:58:08Z | - |
dc.date.issued | 2004 | - |
dc.identifier.citation | Zoican, Sorin. Variable step size affine projection adaptive algorithm implementation. Timişoara: Editura Politehnica, 2004 | en_US |
dc.identifier.uri | http://primo.upt.ro:1701/primo-explore/fulldisplay?docid=40TUT000137832&context=L&vid=40TUT_V1&lang=ro_RO&search_scope=40TUT&adaptor=Local%20Search%20Engine&tab=default_tab&query=any,contains,Variable%20step%20size%20affine%20projection%20adaptive%20algorithm%20implementation&sortby=rank&offset=0 Link Primo | - |
dc.description.abstract | The paper presents a new variable step-size adaptive algorithm for affine projection (VSS-AP) with a faster convergence and lower misadjustment. The VSS-AP algorithm is compared with the LMS algorithm. The possibility of real time implementation of this algorithm is investigated, using a DSP microcomputer (ADSP 21161 – Analog Devices). | en_US |
dc.language.iso | en | en_US |
dc.publisher | Timişoara : Editura Politehnica | en_US |
dc.relation.ispartofseries | Buletinul ştiinţific al Universităţii „Politehnica” din Timişoara, România. Seria electronică şi telecomunicaţii, Tom 49(63), fasc. 2 (2004), p. 160-164 | - |
dc.subject | Variable step-size adaptive algorithm | en_US |
dc.subject | Digital Signal Processor (DSP) | en_US |
dc.title | Variable step size affine projection adaptive algorithm implementation [articol] | en_US |
dc.type | Article | en_US |
Appears in Collections: | Articole științifice/Scientific articles |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
BUPT_ART_Zoican_f.pdf | 473.93 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.