Please use this identifier to cite or link to this item: https://dspace.upt.ro/xmlui/handle/123456789/6807
Full metadata record
DC FieldValueLanguage
dc.contributor.authorDaphne, Mary-
dc.contributor.authorThanganadar, Latha-
dc.date.accessioned2024-10-23T10:39:12Z-
dc.date.available2024-10-23T10:39:12Z-
dc.date.issued2019-
dc.identifier.citationDaphne, Mary; Thanganadar, Latha. Combined method using NVM and SHC for space FPGAs. Timişoara: Editura Politehnica, 2019.en_US
dc.identifier.issn1582-4594-
dc.identifier.urihttps://dspace.upt.ro/xmlui/handle/123456789/6807-
dc.description.abstractIn space application, the devices are required to retain data even when there is no power available. For that nonvolatile Memory, flash memories are used. But they have the limitation of onetime programming capability. Recently all FPGAs in space utilizes multi time programming SRAM technology but introducing soft errors in data and parity of these memories is the major issue for long-term retention. In this paper, to remit, the soft errors non-volatile SRAM Memory is proposed, and for encoding encode-and-compare scheme is built with 2-D Symbolic Hamming Matrix Code. To reduce leakage power, a low power memory cell has been used which uses positive ground voltage. The proposed method requires a short time for detecting the error and it has the capability to detect and correct a more number of soft errors.en_US
dc.language.isoenen_US
dc.publisherTimișoara : Editura Politehnicaen_US
dc.relation.ispartofseriesJournal of Electrical Engineering;Vol 19 No 4-
dc.subjectNVSRAMen_US
dc.subjectSymbolic Hamming Matrix Codeen_US
dc.subjectReliabilityen_US
dc.titleCombined method using NVM and SHC for space FPGAs [articol]en_US
dc.typeArticleen_US
Appears in Collections:Articole științifice/Scientific articles

Files in This Item:
File Description SizeFormat 
BUPT_ART_Daphne_f.pdf568.35 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.