

# The Micropower Translinear Network Implementation of Rational Approximated Functions

Elena Doicaru<sup>1</sup>

**Abstract** – In this paper are presented several translinear topologies suitable for static and dynamic analog signal processing at very low supply voltage. The one variable objective functions, firstly are rational approximated, then are decomposed in continued fractions and finally implemented with CMOS translinear networks. Such implementation is preferred in application that required small errors of signal processing.

**Keywords:** analog signal processing circuits, translinear circuits, CMOS integrated circuits, low power and low voltage circuits.

will operate in this region. The main problems of this operating region are the relatively low speed capability and inferior matching. But these problems are relatively solved in sub-micron technology.

In this paper are presented several CMOS translinear topologies that implement one variable objective functions, rational approximated and decomposed in continued fractions. Such functions processing leads to implementations with small errors and relatively small number of devices.

## I. INTRODUCTION

Nonlinear objective-functions are widely applied in practical VLSI electronic systems and there are many cases in which the translinear networks are the best solutions of implementation of these. The synthesis of nonlinear networks is a heavy task. However a systematic procedure for the synthesis of translinear circuits was developed by Evert Seevinck [5]. The proposed synthesis method consists in three parts: objective-function approximation, approximate-function decomposition and realization of translinear network for the function obtained after decomposition. Using at starting point the Seevinck synthesis method in period 1999-2003 I have developed the algorithms and I have realized a few programs in C++ code which permit the automatic synthesis of translinear circuits but only with bipolar transistors, named TLSS, [1], [2], [3].

In practical CMOS VLSI mixed signal electronic systems the power supply voltage continues to scale down. Future analog circuits will have to operate successfully at supply voltages slightly higher than the MOS threshold voltage. The suitable topologies for signal processing at such low values of supply voltages are the translinear circuits because are operating in current domain and in this way the very small voltage swings are avoided. The MOS transistors have exponential current-voltage characteristics in weak inversion (or sub-threshold) region. Therefore in these circuits the MOS transistors

## II. THE MOS TRANSISTORS IN WEAK INVERSION

In above section was argued that the MOS transistor in low-voltage translinear circuits will operate in weak inversion. It is well known the general expression of drain current of MOS transistor:

$$I_D = \beta \cdot \int_{V_S}^{V_D} \left( -\frac{Q_i}{C_{ox}} \right) \cdot dV \quad (1)$$

with

$$\beta = \mu \cdot C_{ox} \cdot (W/L) \quad (2)$$

where

$W, L$  width, length of the channel;

$C_{ox}$  gate capacitance per unit area;

$\mu$  charge carrier mobility;

$Q_i$  induced mobile charge in channel;

$V_D, V_S$  drain, source voltages referred to the local substrate;

$V$  channel potential.

This expression may be decomposed into:

$$I_D = \beta \cdot \int_{V_S}^{\infty} \left( -\frac{Q_i}{C_{ox}} \right) \cdot dV - \beta \cdot \int_{V_D}^{\infty} \left( -\frac{Q_i}{C_{ox}} \right) \cdot dV = \quad (3) \\ = I_F - I_R$$

<sup>1</sup> Facultatea de Automatică, Calculatoare și Electronică, Catedra de Electronică și Instrumentație, Bd. Decebal Nr. 107, 200440 Craiova, e-mail dmilena@electronics.ucv.ro

where  $I_F$  is called forward current (controlled by source voltage  $V_S$ ) and  $I_R$  is called reverse current (controlled by drain voltage  $V_D$ ). In weak inversion we have [4]:

$$Q_i / C_{ox} \sim \exp\left(\frac{V_P - V}{V_T}\right) \quad (4)$$

where

$V_P$  pinchoff voltage which is a nonlinear function of gate voltage  $V_G$  and represents the body effect;  
 $V_T$  thermal voltage ( $k \cdot T / q$ ).

Thus we have the following proportionality

$$\begin{aligned} I_F &\sim \beta \cdot \exp\left(\frac{V_P - V_S}{V_T}\right) \\ I_R &\sim \beta \cdot \exp\left(\frac{V_P - V_D}{V_T}\right) \end{aligned} \quad (5)$$

and the drain current has the expression

$$I_D = I_S \cdot \exp\left(\frac{V_P}{V_T}\right) \cdot \left[ \exp\left(-\frac{V_S}{V_T}\right) - \exp\left(-\frac{V_D}{V_T}\right) \right] \quad (6)$$

or in terms of  $V_{GS}$  and  $V_{GD}$  as follows

$$I_D = I_S \exp\left(\frac{V_P - V_G}{V_T}\right) \cdot \left[ \exp\left(\frac{V_{GS}}{V_T}\right) - \exp\left(\frac{V_{GD}}{V_T}\right) \right] \quad (7)$$

where  $I_S$  is specific current (limit of weak inversion). The specific current is proportional to  $W/L$ , follows explicitly shown:

$$I_S \cdot \exp\left(\frac{V_P - V_G}{V_T}\right) = \frac{W}{L} \cdot I_0(V_G) \quad (8)$$

with  $I_0(V_G)$  the zero-bias ( $V_{GS} = 0$ ) current for a square transistor, which represents the body effect. So, the forward and reverse currents become:

$$\begin{aligned} I_F &= \frac{W}{L} \cdot I_0(V_G) \cdot \exp\left(\frac{V_{GS}}{V_T}\right) \\ I_R &= \frac{W}{L} \cdot I_0(V_G) \cdot \exp\left(\frac{V_{DS}}{V_T}\right) \end{aligned} \quad (9)$$

If  $I_R \ll I_F$ , then the MOS transistor is saturated, otherwise the MOS transistor is non-saturated. In figure 1.a are shown the two operation regions for weak inversion, which are defined by the ratios  $I_D / I_F$  and  $V_{DS} / V_T$  [8].

Therefore, each of the drain current components (expressed by (9)) of a non-saturated transistor may relate to an equivalent saturated transistor with

gate-source voltage  $V_{GS}$  and  $V_{GD}$  respectively and the non-saturated transistor may be decomposed into two identical saturated transistors connected anti-parallel [9]. This is symbolically shown in figure 1.b. The transistor that corresponds to reverse current component is shown in dashed line, and represents the effect of the non-saturated operation of the real transistor.

### III. THE CMOS TRANSLINEAR IMPLEMENTATION OF RATIONAL APPROXIMATED OBJECTIVE FUNCTIONS

The objective-functions are first normalized, so that their variables to take values only in interval  $[-1, 1]$ . Then the one variable normalizes functions are approximated by using *Padé approximation* or *Chebyshev rational approximation* so that the maximum relative error of approximation to be  $0.01\% \div 0.1\%$ . Finally, it is changed the  $x$  variable of the rational function in auxiliary variable  $y = y(x)$  so that  $y > 0$ ,  $\forall x \in [-1; 1]$ .

The result of these processes must be manipulated into products of linear terms in the input and output variables. These linear terms have real coefficients and they must always remain positive for all combinations of input variable values. In conformity with decomposition algorithm developed by me and presented in [3], the general final form of continued fraction that incorporate all cases that can be encountered in the decomposition process is:

$$f_{ar}(y) = h_0 + \frac{g_1}{h_1 + \frac{g_2}{h_2 + \frac{g_3}{h_3 + \dots + \frac{g_q}{h_{q-1} + \frac{g_q}{h_q}}}}} \quad (10)$$




Figure 1. a) The operation regions in weak inversion of the MOS transistor; b) Non-saturated MOS transistor equivalent to two saturated transistors connected anti-parallel.

The significance of used function  $g_i$  and  $h_i$  in (10) in function of encountered cases is presented by fallow expressions:

$$\begin{aligned}
h_0 &= \begin{cases} 0 & \text{when the dominator of } f_{ar} \text{ is positive} \\ & \text{or real roots of dominator are not placed} \\ & \text{in the range of } y \text{ variation} \\ \frac{b_0}{c_{00}} - p_0 \cdot y; p_1 \div p_{q-1} = 0 & \end{cases} \\
g_i &= \begin{cases} c'_{i0} \cdot y^{i_1} & \text{when } h_0 = 0, i = 1 \\ c_{i0} \cdot y^{1+i_1} & \text{when } p_0 \neq 0 \\ c'_{i0} \cdot y^{i_1+1} & \text{when } h_0 = 0 \end{cases} \left\{ \begin{array}{l} c'_{i0} = a_{i-1} \cdot c_{i0} \\ i = 1 \div q \end{array} \right. \\
h_i &= \begin{cases} a_{i-1} \cdot c_{i-1,0} & \text{when } p_i = 0 \\ a_{i-1} c_{i-1,0} - p_i y^2 & \text{when } \begin{cases} p_i \neq 0 \\ p_{i+1} \div p_{q-1} = 0 \end{cases} \end{cases} \\
h_q &= \begin{cases} c_{q-1,0}^* + c_{q-1,1}^* \cdot y & \text{when } \exists p_i \neq 0 \\ c'_{q-1,0} & \text{when } \forall p_i = 0 \end{cases} \\
c_{q-1,j}^* &= \begin{cases} c_{q-2,0}^* \cdot c_{q-3,j+1}^* - c_{q-3,0}^* \cdot c_{q-2,j+1}^* & \text{for } q \text{ even} \\ c_{q-1,0}^* \cdot c_{q-2,j+1}^* - c_{q-2,0}^* \cdot c_{q-1,j+1}^* & \text{for } q \text{ odd} \end{cases} \\
a_i &= \begin{cases} 1 & \text{when the denominator} \\ c'_{i0} + c'_{i1} \cdot y + c'_{i2} \cdot y^2 + \dots + c'_{ii} \cdot y^{i_1} & \\ \text{is positiv in the variation range of } y & \text{(11)} \\ < 0, a_i \in \mathbf{Z} & \end{cases}
\end{aligned}$$

For the one variable function decomposed in the general form (10) the following set of equations must be implemented:

$$\begin{cases} g_q = g'_q \cdot g''_q \\ z_q \cdot h_q = g'_q \cdot g''_q \\ \dots \\ (z_i + h_{i-1}) \cdot z_{i-1} = g'_{i-1} \cdot g''_{i-1}; \quad i = 2, \dots, q \\ g_{i-1} = g'_{i-1} \cdot g''_{i-1} \\ \dots \\ z = f_{ar}(y) = h_0 + z_1 \end{cases} \quad (12)$$

These equations can be easily implemented using the expandable generic network presented in figure 1.a. It is very easy to see that in this network, all transistors, except  $T_{i8}$  and  $T_{i10}$  transistors of the current sources, are saturated,  $I_R \ll I_F$  and therefore to good approximation we have:

$$\begin{aligned}
I_{Dij} = I_{Fij} = \frac{W_{ij}}{L_{ij}} \cdot I_0(V_{Gij}) \cdot \exp\left(\frac{V_{GSij}}{V_T}\right) \quad (13) \\
i = \overline{1, q}, j = \overline{1, 9} \quad j \neq 8
\end{aligned}$$

For a minimum supply voltage, the current-source transistors  $T_{i8}$  and  $T_{i10}$  will be non-saturated. Therefore, in accordance with decomposition

technique described in section two (see figure 1.b.), the fictitious transistors  $T'_{i8}$  and  $T'_{i10}$  are added in order to account the non-saturation of these transistors (see figure 2.b). From those presented in previous section, it follows that all shown network transistors can now be regarded as saturated. The section i of proposed network are three translinear loops:  $T_{i1} - T_{i6}$ , next  $T_{i3}, T_{i5}, T_{i7}$  and  $T'_{i8}$  and finally  $T_{i4}, T_{i6}, T_{i9}$  and  $T'_{i10}$ , which are immune from the body effect. Assuming equal-sized transistors for the translinear loops and applying the Kirchoff low to those it is obtained the following expressions:

$$\begin{aligned}
V_{GS_{i1}} + V_{GS_{i3}} + V_{GS_{i6}} &= V_{GS_{i2}} + V_{GS_{i4}} + V_{GS_{i5}} \\
V_{GS_{i3}} + V'_{GS_{i8}} &= V_{GS_{i5}} + V_{GS_{i7}} \\
V_{GS_{i4}} + V'_{GS_{i10}} &= V_{GS_{i6}} + V_{GS_{i9}} \quad (14)
\end{aligned}$$

It can see that the oppositely connected transistor pairs  $T_{i1} - T_{i2}, T_{i3} - T_{i5}, T_{i4} - T_{i6}, T_{i7} - T'_{i8}$  and  $T_{i9} - T'_{i10}$  have the same gate voltage:

$$\begin{aligned}
V_{G_{i1}} = V_{G_{i2}}; V_{G_{i3}} = V_{G_{i5}}; V_{G_{i4}} = V_{G_{i6}} \\
V_{G_{i7}} = V'_{G_{i8}}; V_{G_{i9}} = V'_{G_{i10}} \quad (15)
\end{aligned}$$

It is follows that

$$\begin{aligned}
I_0(V_{G_{i1}}) = I_0(V_{G_{i2}}); I_0(V_{G_{i3}}) = I_0(V_{G_{i5}}) \\
I_0(V_{G_{i4}}) = I_0(V_{G_{i6}}) \\
I_0(V_{G_{i7}}) = I_0(V'_{G_{i8}}); I_0(V_{G_{i9}}) = I_0(V'_{G_{i10}}) \quad (16)
\end{aligned}$$

and the equation (14) becomes a classical translinear relationship independent of the body effect:

- for the first loop
$$(g'_i + I_{0i}) \cdot I_{Di1} \cdot I_{0i} = I_{0i} \cdot I_{Di2} \cdot (z_i + I_{0i}) \quad (17)$$

- for the second loop
$$(g''_i + I_{0i}) \cdot I_{0i} = (g'_i + I_{0i}) \cdot I'_{Di8} \quad (18)$$

with

$$I'_{Di8} = g''_i + I_{0i} - I_{0i} - I_{Di1} = g''_i - I_{Di1} \quad (19)$$

- for third loop


$$I_{0i} \cdot (h_i + z_{i+1} + I_{0i}) = I'_{Di10} \cdot (z_i + I_{0i}) \quad (20)$$

with


$$I'_{Di10} = h_i + I_{0i} - I_{Di2} - I_{0i} = h_i - I_{Di2} \quad (21)$$

Eliminating  $I_{Di1}$  and  $I_{Di2}$  yields:

$$(z_{i+1} + h_i) \cdot z_i = g'_i \cdot g''_i \quad (22)$$



a.



b.

Figure 2.a. The CMOS translinear expandable generic network that implements the one variable rational approximated objective functions; b. The  $i$  section of generic network.

The expressions for the drain currents of transistors  $T_{i1}$  and  $T_{i2}$  are:

$$I_{Di1} = \frac{g_i' \cdot g_i'' - I_{0i}^2}{g_i' + I_{0i}} \quad (23)$$

$$I_{Di2} = \frac{g_i' \cdot g_i'' - I_{0i}^2}{z_i + I_{0i}}$$

and relive that

$$\min |g_i' \cdot g_i''| > I_{0i}^2 \quad (24)$$

for a well operating of network.

The supplementary networks used for implementation of  $h_i$  functions and  $g_i''$  functions are presented in figures 2 and 3. The analysis for this networks is similary with those maked for the section  $i$  of general network. In conformity with these analysis it is obtained:

- for the  $h_i$  network

$$|p_i|^{-1} \cdot (a_{i-1} \cdot c_{i-1,0} - h_i) = y \cdot y \quad (25)$$

$$h_i = a_{i-1} \cdot c_{i-1,0} - |p_i| \cdot y^2$$

- for the  $g_i$  network

$$|c_{i0}|^{-1} \cdot g_i = y \cdot y^i \quad (26)$$

$$g_i = |c_{i0}| \cdot y^{1+i}$$

Must mentioned that in the case of the  $g_i$  network, in function of values of  $i$ ,  $h_0$  and  $p_0$ , we have different forms for the network. So, when  $h_0=0$  and  $i=1$  the network presented in figure 3 will be easy changed:  $c_{i0}'$  instead of  $c_{i0}$ ,  $y^{i1-1}$  instead of  $y^{i1}$ . When  $h_0=0$  and  $i \neq 1$  then  $c_{i0}$  will be changed with  $c_{i0}' = a_{i-1} \cdot c_{i0}$ . The functions  $y^{i^i}$  are obtained using similar topology with those presented in figure 3, but instead of  $|c_{i0}|^{-1}$  will be 1 and instead of  $y^{i^i}$  will be  $y^{i-1}$ . Similarly will be obtained the  $y^{i-1}$  as is suggested in figure 3 by quadripoles  $N_i$ .




Figure 2. The network that implements the  $h_i$  functions




Figure 3. The networks that implement the  $g_i$  functions.

The network for changing the sign in conformity with  $a_i$  is, in MOS technology, a simple current mirror and for that she wasn't presented.

We must pointed that the current-mode signals are natural for translinear circuits, but in the real-word systems voltage-signals are generally used and therefore voltage-current interfacing will be needed in practice.

#### IV. CONCLUSION

The suitable topologies for signal processing at very low values of supply voltages are the translinear circuits because are operating in current domain and in this way the very small voltage swings are avoided. In this paper are presented several translinear topologies suitable for static and dynamic analog signal processing in mixed-signal chips fabricated in digital CMOS technology and operated at very low supply voltage. First, it is presented the expandable generic translinear network that is implementing the rational approximated one variable functions that are continue in entire definition domain. The minimum value of supply voltage required for this circuit is given by the sum of the MOS transistor threshold voltage and the drain-source saturation voltages of current sources. Next it is presented the  $g_i$  and  $h_i$  networks used for obtaining the necessary signals for expandable network. Like expandable network, these can operate at minimum value of supply voltage. Since the value of the supply voltage is low and the require of translinear principle to have a exponential I-V characteristic, the all transistors of these networks will operated in weak inversion. Therefore, bandwidth will be limited and the circuits will be sensitive to the threshold voltage matching.

For the previous presented networks will be developed algorithms so those to be integrated to the TLSS synthesis program. The TLSS is a program in C++ code, realized by me in period 1999-2000, which

permits the automatic synthesis of translinear circuits. Also, will be studied the bandwidth, noise and errors due to transistors mismatching and will try to correct them.

## REFERENCES

- [1] E. Doicaru, "TLSS: A Structural Synthesis Program for the Translinear Integrated Circuits", *Proceedings of the 6<sup>th</sup> International Conference Mixed Design of Integrated Circuits and Systems*, Krakow, 1999, pp. 405-409.
- [2] E. Doicaru, *Contribuții la sinteza structurală a circuitelor analogice, teză de doctorat*, Bucuresti, 2000.
- [3] E. Doicaru, "Continued fractions decomposition algorithm used for computer aided synthesis of translinear circuits", *Buletinul Institutului Politehnic Iasi*, Tom XLVIII (LII), Fascicula 5B, 2002, pp.215-220.
- [4] C.C. Enz, F. Krummenacher and E. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications", *IEEE Journal of Analog Integrated Circuits Signal Processing*, Volume 8, 1995, pp 83-114.
- [5] E. Seevinck, *Synthesis of TL Networks, Analysis and Synthesis of Translinear Integrated Circuits*, Elsevier, Amsterdam, 1988
- [6] E. Seevinck, E. Vittoz, M. Plessis, T. Joubert and W. Beetge, "CMOS Translinear Circuits for Minimum Supply Voltage", *IEEE Trans. Circuits Systems I*, Volume no 46, pp. 607-616
- [7] T. Serrano-Gotarredona, B. Linares-Barranco and A.G. Andreou, "A general translinear principle for subthreshold MOS transistors", *IEEE Trans. On Circuits Systems II: Analog and Digital Signal Processing*, Volume no 47, no. 12, 1999, pp 1560-1564.
- [8] E. Vittoz, "Micropower techniques", *Design of VLSI Circuits for Telecommunication and Signal Processing*, Prentice Hall, 1994.
- [9] E. Vittoz and J Fellrath, "CMOS analog integrated circuits based on weak inversion operation", *IEEE Journal of Solid-State Circuits*, Volume SC-12, 1997, pp 224-231.