

Tom 49(63), Fascicola 1, 2004

# The Switching Characteristics of the MOSFET Driver Used in the PWM Control of a DC Motor - A Small Handbook for Engineers

Pompilian Tofilescu, Gheorghe Grama<sup>1</sup>

**Abstract** – The present paper presents few issues regarding the PWM (pulse width modulation) control of a DC motor using a power MOSFET driver. There are shown the algorithms and the calculations used to determine the switching times and switching power dissipation of the MOSFET. The calculations are based on the device datasheet specifications and are verified by lab tests and measurements.

The paper is based on the authors' experience in the automotive electronics design and analysis field and wants to be a useful tool for the design engineers, which will be involved in the DC motor control design.

**Keywords:** DC motor, PWM control, power MOSFET, switching characteristics.

## I. INTRODUCTION

PWM method is one of the most used methods in the DC motors control because is accurate and relatively simple. The reason is that almost all microcontrollers provided by various suppliers for a wide field of application have one or more PMW outputs and the characteristics of PWM signal (duty cycle, frequency) can be easy modified by software.

A common application of this type of control in automotive electronics field is the control of fuel pump motor. The schematic draft is presented in the figure below:




Fig. 1 PWM Control Schematic

Where:

- D1 is the freewheeling diode
- R1 (usually from few decades to few hundreds ohms) is used to control the switching time of the MOSFET (M1)
- R2 is the pull down resistor and keeps the gate of M1 low when the microcontroller output is in high impedance state.

The average current through the motor coil is proportional with the duty cycle of the PWM signal.

The issues that appear in this type of control are:

- the variation of the output pulse width due by the switching times of the MOSFET driver
- the switching times variations induced by component tolerances
- power dissipation during MOSFET switching could be significant and overstresses the device.

## II. THEORETICAL BRIEF

This section will explain the behavior of the MOSFET during switching. To drive a MOSFET on or off a certain amount of electrical charge is necessary to be pumped to or sunk from the gate. A typical test circuit to study this behavior is shown in the figure above:




Fig. 2 Gate Charge Test Circuit

The basic gate charge w.v form. o.t. n.d from the test circuit above are:

<sup>1</sup> The INstitute for the Analysis of Systems SA Craiova,  
1 Tehnicii Street, 200440, Craiova, Dolj, Romania, [www.inas.ro](http://www.inas.ro)  
Phone: +40 251 438 789  
Fax: +40 251 438 906  
[tpompilian@inas.ro](mailto:tpompilian@inas.ro), [gerama@inas.ro](mailto:gerama@inas.ro)




Fig. 3 Turning on waveforms

Before time  $t_0$ , the switch  $S$  is closed; the device under test (DUT) supports the full circuit voltage,  $V_{DD}$ , and the gate voltage and drain current are zero.  $S$  is opened at time  $t_0$ ; the gate-to-source capacitance starts to charge, and the gate-to-source voltage increases. No current flows in the drain until the gate reaches the threshold voltage. During period  $t_1$  to  $t_2$ , the gate-to-source capacitance continues to charge, the gate voltage continues to rise and the drain current rises proportionally. So long as the actual drain current is still building up towards the available drain current,  $I_D$ , the freewheeling rectifier stays in conduction, the voltage across it remains low, and the voltage across the DUT continues to be virtually the full circuit voltage,  $V_{DD}$ . At time  $t_2$ , the drain current reaches  $I_D$ , and the freewheeling rectifier shuts off; the potential of the drain now is no longer tied to the supply voltage,  $V_{DD}$ . The drain current now stays constant at the value  $I_D$  enforced by the circuit, while the drain voltage starts to fall. Since the gate voltage is inextricably related to the drain current by the intrinsic transfer characteristic of the DUT (so long as operation remains in the "active" region), the gate voltage now stays constant because the "enforced" drain current is constant. We note this value of gate voltage with  $V_{GS(pl)}$ . No charge is consumed by the gate-to-source capacitance, because the gate voltage remains constant. The drain voltage excursion during the period  $t_2$  to  $t_3$  is relatively large, and hence the total drive charge is typically higher for the "Miller" capacitance  $C_{DG}$  than for the gate-to-source capacitance  $C_{GS}$ . At  $t_3$  the drain voltage falls to a value equal to  $I_D \times R_{DS(ON)}$ , and the DUT now comes out of the "active" region of operation.

The gate voltage is now no longer constrained by the transfer characteristic of the device to relate to the drain current, and is free to increase. This it does, until time  $t_4$ , when the gate voltage becomes equal to the voltage "behind" the gate circuit current source. The time scale on the graphs of the gate-to-source

voltage is directly proportional to the charge delivered by the drive circuit, because the current remains constant throughout the whole sequence. Thus the length of the period  $t_0$  to  $t_1$  represents the charge  $Q_{GS}$  consumed by the gate-to-source capacitance, while the length of the period  $t_2$  to  $t_3$  represents the charge  $Q_{GD}$  consumed by the "Miller" capacitance. The total charge at time  $t_3$  is the charge required to switch the given voltage  $V_{DD}$  and current  $I_D$ . The additional charge,  $Q_{g\_res}$  (residual gate charge), does not represent "switching" charge. It is simply the excess charge which will be delivered by the drive circuit because the amplitude of the applied gate drive voltage eventually will be higher than the bare minimum required to accomplish switching. Similar considerations apply to the turn-off interval.




Fig. 4 Turn off waveforms

Figure 4 shows theoretical waveforms for the MOSFET during the turn-off interval. At  $t_0$  the gate drive starts to fall until, at  $t_1$ , the gate voltage reaches a level that just sustains the drain current and the device enters the linear mode of operation. The drain-to-source voltage now starts to rise. The Miller effect governs the rate-of-rise of drain voltage and holds the gate-to-source voltage at a level corresponding to the constant drain current. Once again, the lower the impedance of the driver circuit, the greater the charging current into the drain-gate capacitance, and the faster will be the rise time of the drain voltage. At  $t_3$  the rise of drain voltage is complete, and the gate voltage and drain current start to fall at a rate determined by the gate-source circuit impedance.

### III. APPLICATION

The waveforms shown in the paragraph above are idealized, theoretical curves. In reality the currents and voltages rise or fall follow exponential, not linear functions. In the theoretical example we assumed also a constant current source used to charge the MOSFET gate. In reality the drive circuit can be more complicated than the circuit shown in the first section and do not provide a constant current to the gate. So



The significances of these three parameters were presented in the section II.

The values of  $Q_{gs}$ ,  $Q_{gd}$  and  $Q_g$  should be evaluated using device datasheet, gate charge vs. gate to source voltage diagram:




Fig. 9 - IRL3705N -  $Q_g$  vs.  $V_{GS}$  Characteristic

The diagram above should be adjusted for our operation point:  $V_{GS}(pl)=2.75V$ ,  $V_{GS\_high}=4.654V$  and  $V_{BATT} = 14V$  and we obtain;

- $Q_{gs} = 24nC$
- $Q_{gd} = 10nC$
- $Q_{g\_res} = 25.834nC$

### 3.2 Turn-on switching characteristics

The turn-on delay time  $t_{d(on)}$  is the time interval between the moment when the gate to source voltage ( $V_{GS}$ ) start to increase and the moment when drain to source voltage ( $V_{DS}$ ) starts to decrease.

The rise time of the microcontroller output voltage is much lower than the FET switching time therefore we can neglect it. The switching time of Q2 (MMBT3904) is also much lower than FET switching time therefore we can assume that Q2 goes into saturation almost instantaneously.

The Q1 gate charging current is not a constant current during the FET state transition.

The  $I_{G\_ch}$  waveform looks like in the figure below:




Fig. 10 Gate charging current

In the turning-on moment ( $t_0$ ) the gate to source voltage of Q1 is low and the micro output voltage

goes up.  $I_{G\_ch}$  rises very fast to the peak value that can be defined as:

$$I_{G\_ch}(t_0) = \frac{V_{DD}}{R_{dson\_high} + R_1} \quad (4)$$

From  $t_0$  to  $t_1$   $I_{G\_ch}$  falls during the charging of the gate to source capacitance. In the  $t_1$  moment  $C_{gs}$  is charged, the gate charge is  $Q_{gs}$  and  $V_{DS}$  starts to fall. The interval  $t_1 - t_0$  is turn-on delay time of FET driver. The  $t_1$  moment corresponds to the  $V_{GS}(pl)$ . At the  $t_1$  moment the gate charging current is calculated as the ratio between the difference  $V_{DD} - V_{GS}(pl)$  and the sum  $R_1 + R_{dson\_high}$  like in the following equation:

$$I_{G\_ch}(t_1) = \frac{V_{DD} - V_{GS}(pl)}{R_1 + R_{dson\_high}} \quad (5)$$

$I_{G\_ch}(t_1)$  is actually the charging current of Miller capacitance and is required to achieve  $Q_{ds}$ .

We calculate Q2 base current as:

$$I_{B\_Q2} = \frac{V_{GS}(pl) - V_{BE\_Q2}}{R_2} \quad (6)$$

Because from  $t_0$  to  $t_1$  the  $I_{G\_ch}$  waveform is almost linear, we assume that the gate charging current required by  $Q_{gs}$  is the average current on  $t_1-t_0$  time interval minus Q1 base current:

$$I_{G\_ch} = \frac{I_{G\_ch}(t_0) + I_{G\_ch}(t_1)}{2} - I_{B\_Q2} \quad (7)$$

So,

$$t_{d(on)} = \frac{Q_{gs}}{I_{G\_ch}} \quad (8)$$

Fall time  $t_f$  is defined as the ratio between gate to drain (Miller) charge and the gate charging current calculated above at the  $t_1$  moment:

To calculate  $t_f$  we use the diagram shown in paragraph above.

$$t_f = \frac{Q_{gd}}{I_{G\_ch}(t_1)} \quad (9)$$

For the power dissipation estimation we need also the current drain time characteristics.

We note the time interval between the moment when the  $V_{GS}$  starts to increase and the moment when the drain current starts to increase with  $t_{d\_ID\_rise}$  and we will calculate it using fig.3.

Mathematically  $t_{d\_ID\_rise}$  is equal with the ratio between the gate to source charge corresponding to the  $V_{GS}$  threshold and the gate charging current.

$$t_{d\_ID\_rise} = \frac{Q_{sg}(V_{GS}(th))}{I_{G\_ch}(t_1, t_2)} \quad (10)$$

Where  $Q_{gs}(V_{GS}(th))$  can be estimated from the diagram presented in fig. 10 and  $I_{G\_ch}$  is the gate charging current calculated as the average between the gate charging current at  $t1$  and gate charging current at  $t2$  minus the  $Q1$  base current:

$$I_{G\_ch}(t1,t2) = \frac{I_{G\_ch}(t1) - I_{G\_ch}(t2)}{2} - \frac{V_{GS}(pl) - V_{BE\_Q2}}{R2} \quad (11)$$

The current drain rise time is:

$$tr\_ID = td(on) - td\_ID\_rise \quad (12)$$

### 3.2 Turn-off switching characteristics

The turn-off delay time is the time interval between the moment when the gate to source voltage ( $V_{GS}$ ) start to decrease and the moment when drain to source voltage ( $V_{DS}$ ) starts to increase. We will calculate it using fig. 4.

The rise time of the microcontroller output voltage is 25ns much less than the FET switching time therefore we can neglect it. The switching time of  $Q2$  (MMBT3904) is also much less than FET switching time therefore we can assume that  $Q2$  cuts off almost instantaneously. The gate discharging current waveform is similar with the charging current waveform. In the turning-off moment ( $t0$ ) the gate to source voltage of  $Q1$  is high and the micro output voltage goes down. At  $t0$   $I_{G\_disch}$  has the peak value and starts to decrease following the decreasing of the  $V_{GS}$  until  $t1$  moment when  $V_{GS}$  reaches the  $V_{GS}(pl)$  value. The time interval  $t1 - t0$  is the turn off delay time of the FET driver.

The peak value of discharging current:

$$I_{G\_disch}(t0) = \frac{V_{GS\_high}}{Rdson\_low + R1} \quad (13)$$

The discharging current at  $t1$ :

$$I_{G\_disch}(t1) = \frac{V_{GS}(pl)}{R1 + Rdson\_low} \quad (14)$$

We assume that the gate discharging current required to calculate  $td(off)$  is the average current on  $t1-t0$  time interval:

$$I_{G\_disch\_avg} = \frac{I_{G\_disch}(t0) + I_{G\_disch}(t1)}{2} \quad (15)$$

And

$$td(on) = \frac{Qg}{I_{G\_disch\_avg}} \quad (16)$$

To calculate drain to source voltage rise time  $tr$  we use the same fig. 4. Mathematically  $tr$  time is defined as the ratio between gate to drain (Miller) charge and the gate discharging current calculated at  $t1$  moment:

$$tr = \frac{Qgd}{I_{G\_disch}(t1)} \quad (17)$$

For power calculations too we need to find the MOSFET current drain fall time.

From fig. 4, that is the time interval between the  $t2$  to  $t3$ . Mathematically drain current fall time is the ratio between the gate to source charge (from  $t2$  to  $t3$ ) and the gate discharging current.  $I_{G\_disch23}$  - the average between the gate discharge current at the  $t2$  moment and the gate discharge current at the  $t3$  moment.

$$I_{G\_disch}(t2) = \frac{V_{GS}(pl)}{R1 + Rdson\_low} \quad (18)$$

$$I_{G\_disch}(t3) = \frac{V_{GS}(pl) - V_{GS}(th)}{R1 + Rdson\_low} \quad (19)$$

$$I_{G\_disch23} = \frac{I_{G\_disch}(t3) + I_{G\_disch}(t2)}{2} \quad (20)$$

$$tf\_ID = \frac{Qgs - Qgs(th)}{I_{G\_disch23}} \quad (21)$$

### 3.3 Numerical results, waveforms and measurements

Using the equations from sections above we can put the results of the switching characteristic analysis for the presented example in tabular form as below. All calculations are done using Mathcad11.

Table 1. Parameters

Parameter	Value	Remarks
VBATT	14V	Circuit specification
VDD	5V	Circuit specification
VBE Q1	0.65V	Datasheet specification
ID	10.8A	For 90% duty cycle. 1.16Ω equivalent load resistance, neglecting $R_{ds}(on)$ of $Q1$
Rdson_high	200Ω	Datasheet specification
Rdson_low	135Ω	Datasheet specification
Qgd	24C	Evaluated from fig. 10
Qgs	10C	Evaluated from fig. 10
Qg	25.83C	Evaluated from fig. 10
Qgs(th)	5.455C	Evaluated from fig. 10
R1	200Ω	Circuit specification
R2	5100Ω	Circuit specification
R3	30k	Circuit specification
VGS(th)	1.5V	Datasheet specification
VGS_high	4.654V	Calculated, eq. (3)
VGS(pl)	2.75V	Evaluated from fig. 9

Table 2. Results

Parameter	Value	Remarks
td(on)	1.156μs	drain voltage "on" delay time
tf	4.604μs	drain voltage fall time
tr_ID	0.351μs	drain current rise time
td(off)	2.338μs	drain voltage "off" delay time
tr	2.924μs	drain voltage rise time
tf_ID	0.761μs	drain current fall time

Using these values we can build drain current and drain voltage waveforms during one period of the micro output signal, assuming 10% duty cycle: Figure below shows a zoom in the first area




Fig. 11 - Drain current and drain voltage waveforms

From the graph above can be easily deduced the power dissipation waveform.




Fig. 12 - Power dissipation waveform during switching

Numerically,

- $P_{max} = 151.2W$  – maximum peak power
- $P_{on} = 1.633W$  – “on” state power dissipation
- $P_{off} = 0.35mW$  - “off” state power dissipation
- $P_{avg} = 7.745W$  – average power on a period

Another important issue related by the PWM control type is the variation of the output pulse width induced by components’ tolerances and other parameters’ variations. For the present example, we can achieve a maximum variation of output pulse width by:

$$\Delta t^- = 8.229\mu s$$

$$\Delta t^+ = 6.817\mu s$$

The values are calculated based on the equations presented in the section above, taking into account the variations specified in the design specs or in the components’ datasheet. To determine the sense of each parameter influence we used the first derivative of the input-output functions.

It is easy to see that for a certain value of duty cycle – let’s say 10% - those variations are significant, almost 100% of output pulse width.

The theoretical analysis was verified by lab measurements and the real results are very close to theoretical results.

The oscilloscope traces obtained from lab measurements on the circuit are shown below:




Fig. 13 - Scope traces

Where

- 1 – Q1 drain voltage waveform
- 2 – micro output waveform
- 3 – Q1 gate to source voltage waveform
- 4 – micro output current waveform

#### IV. CONCLUSIONS

Present paper wants to be a useful tool for the engineers involved in the designs those use MOSFETs to drive inductive loads or imply the PWM control of DC motors.

The analyses presented above would help the design engineers to understand the behavior of a MOSFET during switching and the influence of the drive circuit. It could help them to choose the right values of the circuit parameters and refine the design to make the circuit working properly.

#### REFERENCES

- [1] Paul Horowitz, Winfield Hill, *The Art of Electronics. Second Edition*, Cambridge University Press, 1989.
- [2] International Rectifier, *Application Note AN-944*, “Use Gate Charge to Design the Gate Drive Circuit for Power MOSFETs and IGBTs”, <http://www.irf.com/technical-info/appnotes.htm>
- [3] International Rectifier, *Application Note AN-937*, “Gate Drive Characteristics and Requirements for HEXFET® Power MOSFETs”, <http://www.irf.com/technical-info/appnotes.htm>.
- [4] International Rectifier, IRL3705 HEXFET® Power MOSFET Datasheet, PD - 9.1370C.
- [5] ON Semiconductor, *Small Signal Device Data, Bipolar Transistors, JFETs and Diodes, DL126/D*, Rev. 7, 2001, pp. 572.
- [6] ON Semiconductor, *Rectifier Device Data, DL151/D*, Rev. 4, 2003, pp. 170.
- [7] Mathsoft Engineering & Education, Inc., *Mathcad11, User’s Guide*, 2002.