Abstract:
In this paper we introduce a library component implementation of the IDEA cryptographic algorithm that may be used embedded in security applications. The model allows scalability in the number of bits of the plaintext and ciphertext and in the number of keys. The hardware design has been modeled in VHDL portable code resulting in a technology independent soft-core.
