Abstract:
The present paper proposes a highly programmable current mode architecture for a low power implementation of a fuzzy logic system. The solution eliminates the aggregation of the individual contributions of the fuzzy rules to the final result and avoids the division operation in the defuzzification block.