Please use this identifier to cite or link to this item: https://dspace.upt.ro/xmlui/handle/123456789/1548
Full metadata record
DC FieldValueLanguage
dc.contributor.authorFeştilă, Lelia-
dc.contributor.authorGroza, Robert-
dc.contributor.authorSzolga, Lorant Andras-
dc.contributor.authorHintea, Sorin-
dc.date.accessioned2020-04-10T10:29:56Z-
dc.date.accessioned2021-03-01T08:38:31Z-
dc.date.available2020-04-10T10:29:56Z-
dc.date.available2021-03-01T08:38:31Z-
dc.date.issued2006-
dc.identifier.citationFeştilă, Lelia. Log-domain multipliers for VLSI architectures. Timişoara: Editura Politehnica, 2006en_US
dc.identifier.urihttp://primo.upt.ro:1701/primo-explore/search?query=any,contains,Log-domain%20multipliers%20for%20VLSI%20architectures&tab=default_tab&search_scope=40TUT&vid=40TUT_V1&lang=ro_RO&offset=0 Link Primo-
dc.description.abstractWe propose new modular configurations for one-, two-, and four quadrant multipliers in order to be used in large dimension circuits, like analog support vector machines or neural networks. Some investigations on these structures are made taking into account the real configurations and parameters of transistors in BiCMOS technology. We also underline the advantage of using such modular structures for high frequency large dimension circuits.en_US
dc.language.isoenen_US
dc.publisherTimişoara: Editura Politehnicaen_US
dc.relation.ispartofseriesSeria electronică şi telecomunicaţii, Tom 51(65), fasc. 1 (2006)-
dc.subjectLog-domainen_US
dc.subjectAnalog multiplieren_US
dc.subjectVLSI architectureen_US
dc.titleLog-domain multipliers for VLSI architectures [articol]en_US
dc.typeArticleen_US
Appears in Collections:Articole științifice/Scientific articles

Files in This Item:
File Description SizeFormat 
BUPT_ART_Feștilă_f.pdf1.93 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.