Utilizaţi acest identificator pentru a cita sau a face link la acest document:
https://dspace.upt.ro/xmlui/handle/123456789/1612
Titlu: | Test pattern generation Multiple-Valued Logic Circuits [articol] |
Autori: | Levashenko, Vitaly |
Subiecte: | Multi-Valued Logic Circuits Test generation Genetic algorithms |
Data publicării: | 2008 |
Editura: | Timişoara:Editura Politehnica |
Citare: | Levashenko, Vitaly. Test pattern generation Multiple-Valued Logic Circuits. Timişoara: Editura Politehnica, 2008 |
Serie/Nr. raport: | Seria electronică şi telecomunicaţii;Tom 53(67), fasc. 1 (2008), p. 54-57 |
Abstract: | In this paper we present a test pattern generation tool for combinational Multi-Valued Logic (MVL) Circuits. Test generation using deterministic algorithms is highly complex and time consuming. New approaches are needed to augment the existing techniques, both to reduce execution time and to improve fault coverage. Genetic Algorithms (GA’s) have been effective in solving many research and optimization problems. Since test generation is a search process over a large vector space, it is a best candidate for GA’s. The GA evolves candidate test vectors and sequences, using a fault simulation to compute the fitness of each candidate test. |
URI: | http://primo.upt.ro:1701/primo-explore/search?query=any,contains,Test%20pattern%20generation%20Multiple-Valued%20Logic%20Circuits&tab=default_tab&search_scope=40TUT&vid=40TUT_V1&lang=ro_RO&offset=0 Link Primo |
Colecţia: | Articole științifice/Scientific articles |
Fişierele documentului:
Fişier | Descriere | Mărime | Format | |
---|---|---|---|---|
BUPT_ART_Levashenko_f.pdf | 1.54 MB | Adobe PDF | Vizualizare/Deschidere |
Documentele din DSpace sunt protejate de legea dreptului de autor, cu toate drepturile rezervate, mai puţin cele indicate în mod explicit.