Please use this identifier to cite or link to this item:
https://dspace.upt.ro/xmlui/handle/123456789/3832
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Mic, Daniel | - |
dc.contributor.author | Micu, Emil | - |
dc.contributor.author | Oniga, Ştefan | - |
dc.contributor.author | Gavrincea, Ciprian George | - |
dc.date.accessioned | 2021-09-13T10:04:50Z | - |
dc.date.available | 2021-09-13T10:04:50Z | - |
dc.date.issued | 2004 | - |
dc.identifier.uri | http://primo.upt.ro:1701/primo-explore/fulldisplay?docid=40TUT000137620&context=L&vid=40TUT_V1&lang=ro_RO&search_scope=40TUT&adaptor=Local%20Search%20Engine&tab=default_tab&query=any,contains,The%20FPGA%20implementation%20of%20a%20digital%20controller%20as%20a%20digital%20filter&sortby=rank&offset=0 Link Primo | - |
dc.description.abstract | In this paper, the FPGA approach for implementation of digital controllers is selected because FPGA’s can provide reconfigurable hardware designs, can process information faster than a general purpose DSP, can allow the controller architecture to be optimized for space or speed and bit widths for data registers can be selected based on application needs. Additionally, implementation in VHDL or Verilog allows the targeting of a variety of commercially available FPGA’s. A digital filter very close to, if not exactly, the form of an Infinite Impulse Response (IIR) filter can represent most digital controllers. The software used for PID controller design is Matlab, specifically the tools Simulink and System Generator. The Simulink is used for determining the system response and for tuning the PID controller. With System Generator the controller is designed and the FPGA implementable VHDL code is generated. The controlled system chosen is a brushless DC motor (BLDC). | en_US |
dc.language.iso | en | en_US |
dc.publisher | Timişoara : Editura Politehnica | en_US |
dc.relation.ispartofseries | Buletinul ştiinţific al Universităţii „Politehnica” din Timişoara, România. Seria electronică şi telecomunicaţii, Tom 49(63), fasc. 1 (2004), p. 184-188 | - |
dc.subject | IIR filter | en_US |
dc.subject | PID controllers | en_US |
dc.subject | FPGA | en_US |
dc.title | The FPGA implementation of a digital controller as a digital filter [articol] | en_US |
dc.type | Article | en_US |
Appears in Collections: | Articole științifice/Scientific articles |
Files in This Item:
File | Size | Format | |
---|---|---|---|
BUPT_ART_Mic_f.pdf | 531.18 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.