Abstract:
In this paper are presented several translinear topologies suitable for static and dynamic analog signal processing at very low supply voltage. The one variable objective functions, firstly are rational approximated, then are decomposed in continued fractions and finally implemented with CMOS translinear networks. Such implementation is preferred in application that required small errors of signal procesing.