Please use this identifier to cite or link to this item: https://dspace.upt.ro/xmlui/handle/123456789/7131
Title: A novel code compression approach for embedded risc processor [articol]
Authors: Ramani, G.
Geetha, K.
Subjects: RISC processors
Statistical compression
Dictionary based compression
Code compression
Issue Date: 2019
Publisher: Timișoara : Editura Politehnica
Citation: Ramani,G.; Geetha,K.: A novel code compression approach for embedded risc processor. Timişoara: Editura Politehnica, 2019.
Series/Report no.: Journal of Electrical Engineering;Vol 19 No 1
Abstract: Now a days most of the processors are high performance RISC processors .This paper introduces a novel code compression approach for embedded RISC processor, which reduces the code size and improves the compression ratio. Code compression is the technique to reduce the program size using various code compression algorithms to original instruction sets. There are two methods of compression is used in this paper. One is Dictionary based and the other is statistical compression. Our implementation is assessed through various benchmarking performed on embedded programs. In this approach, an efficient code compression is achieved using lookup table and Canonical Huffman decoder.
URI: https://dspace.upt.ro/xmlui/handle/123456789/7131
ISSN: 1582-4594
Appears in Collections:Articole științifice/Scientific articles

Files in This Item:
File Description SizeFormat 
BUPT_ART_Ramani_f.pdf232.71 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.